

Digital Logic Design Principles

Norman Balabanian
University of Florida

Bradley Carlson
Symbol Technologies, Inc.



WILEY

John Wiley & Sons, Inc.

New York • Chichester • Weinheim • Brisbane • Toronto • Singapore

AQUISITIONS EDITOR	Bill Zobrist
MARKETING MANAGER	Katherine Hepburn
PRODUCTION SERVICES MANAGER	Jeanine M. Furino
COVER DESIGNER	(pending)
ILLUSTRATION EDITOR	Gene Aiello
PRODUCTION MANAGEMENT SERVICES	Publication Services

This book was set in Times Roman by Publication Services and printed and bound by Courier Companies. The cover was printed by Phoenix Color Corporation.

This book is printed on acid-free paper. ☺

Copyright 2001 © John Wiley & Sons, Inc. All rights reserved.

No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4470. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 605 Third Avenue, New York, NY 10158-0012, (212) 850-6011, fax (212) 850-6008, E-Mail: PERMREQ@WILEY.COM. To order books please call 1(800)-225-5945.

ISBN 0-471-29351-2

Printed in the United States of America

10 9 8 7 6 5 4 3 2 1

____ Short
____ Even

Preface

THE BOOK

This is an introductory-level book on the *principles* of digital logic design. It is intended for use by first- or second-year students of electrical engineering, computer engineering, or computer science. No previous knowledge of electrical circuits or of electronics is assumed. Others who need a first exposure to, or a refresher on, digital design principles may also find it useful.

Pedagogical Issues

The deductive process—applying general principles to specific cases—is usually well illustrated in textbooks. Often, on the authority of the author, a general concept or an approach to a topic, or some result, is stated, followed by examples of how to apply the concept. As students begin a topic, it is unclear to them what the motivation is for introducing a particular definition or general procedure. Students don't have a clear idea why this particular topic may be useful or interesting, or why and how anybody thought it up in the first place.

In this book, we include an inductive approach in the development of subject matter. This approach involves the development of a generally valid result from an examination of specific cases, the way a research investigation proceeds. An investigator reaches a generally valid result by carrying out a number of specific experiments or calculations. Sometimes the study of one or more specific cases leads to a conjecture about something generally valid. The conjecture is then explored and justified using previously established results.

In a similar vein, we introduce most topics in an exploratory spirit, rather than dropping them on the reader without any preceding justification. The tenor of the text is that we are conducting an investigative exploration, almost like a research project, for the purpose of discovering and assimilating knowledge about the subject under study. When a topic is introduced, a considerable effort is made to help students understand why we ought to devote time to it. After a particular topic has been exhausted (that is, when we are faced with the need for taking a further step) alternatives are explored. “We could do this or we could do that,” the commentary might go; “let's first try this, for the following reasons.” *Why* to pursue a particular thread and *how* a particular procedure might come about are just as important to clarify for the learner as the details of following that specific procedure or of applying some particular algorithm.

When a subject such as digital circuits reaches a degree of maturity, there is a tendency for a textbook to acquire some of the characteristics of an encyclopedia: every conceivable topic is “covered.” This approach robs the learner of all the joys of discovery. The learner is given the complete story and told to learn it, mainly by practicing on exercises and problems like those that the book has just worked out. In this book, we try to avoid the pitfall of cataloguing for students all that we know on a subject. In the form of problems, we leave for students the pleasure of developing (with guidance) some results that are not essential for going on with the subject matter being developed, and so need not be part of the exposition.

Students learn best if they are engaged. There isn't much that authors can do to keep them engaged, but we do remind them to participate in the derivation of an equation by carrying out the missing steps, to observe the relevant features of a diagram or table by describing it carefully to themselves, or to think through a proposed plan before carrying it out in detail. We do this often.

Level of Presentation

The presentation of material in this book is at the introductory level, first or second year of college. However, the level of a book should not dictate the degree of rigor in the presentation. Everything treated in this book is treated with rigor.

Short _____
Even _____

Topic Selection

There is nothing unusual in the selection of subject matter. The selection and ordering of topics has been carried out to facilitate use of the book at institutions with different calendars and a variety of emphases. The book can be used in courses spanning an academic year, either two semesters or three quarters, especially if attention is given to the laboratory component. (See the description of the laboratory manual in what follows.) By proper selection of chapters and topics within chapters, a one-semester course can also be accommodated. Several “enrichment” topics are introduced in sections that instructors can omit without incurring a subsequent penalty. Later sections or problems based on this material can be similarly omitted. The inclusion of such material permits students having more time or interest to benefit without penalizing others.

The choice of ABEL to introduce hardware description language (HDL) as a tool for design minimizes the effort of students to learn the language, thus enabling them to concentrate on the concepts behind designing with an HDL. All concepts of HDL specification, simulation, and synthesis can be taught using ABEL, and the student is not burdened with the task of learning the syntax and semantics of a complex language such as VHDL or Verilog.

Numbering Scheme for Equations and Figures

Some schemes for numbering sections, equations, and figures, and the manner of referring to them, can cause students to be distracted as they engage unproductively in reading the numbers and searching for them. In this book a sequential numbering system, starting fresh in each chapter, is used for both equations and figures. (On the few occasions when reference might be made to an equation in an earlier chapter, the chapter number is also given.) Similarly, major sections within a chapter are numbered consecutively, without a chapter identifier, but subsections and sub-subsections are not numbered, thus obviating the unproductive reading of such section numbers as 4.3-5 that might identify subsection 5 of section 3 in Chapter 4. Subsequent reference to such a particular subsection is rarely, if ever made in *any* book; hence, there is no reference value to such a numbering scheme. Not all equations, only significant ones or those to which reference might be made later, are numbered. When referring to an equation or figure, we spell out the name: “Equation” or “Figure.”

Illustrations, Examples, Exercises, and Problems

When a particular topic is being developed, illustrations are used to illuminate it. Indeed, an illustration might precede the development of the topic as part of the process of induction. *Illustrations* are thus incorporated into the development of the material. There are also numbered *examples*, separated from the text and easily distinguished, which are worked out using the concepts just developed, together with other recently assimilated ideas.

Scattered throughout the development, but in a format that distinguishes them from the text, are numbered *exercises* for students to work out at the time they are studying the relevant sections. The purpose of these exercises is to provide reinforcement for the concepts under study by having students carry out some simple calculations and apply results then under discussion. They form part of the “research project” idea. The excitation requirements for one type of flip-flop might be developed within the text, for example; the excitation requirements for other types of flip-flops are then left as an exercise for the students to work out. Where useful, answers are provided so that students can confirm the results of their efforts. (Most of the time, especially if answers are brief and thus easy for students to glance at within the text, they are provided as footnotes.) The exercises do not simply call for repeating the steps of a just-worked-out example using changed values or circuit configurations. Hence, there is no need to provide worked-out examples before asking students to perform an exercise.

At the end of each chapter is a set of *problems*. The problems in each set range from a simple application of procedures developed in the book to a challenging solution of a more complex problem. Sometimes a problem requires students to apply a specified technique. At other times they are asked to solve a problem using two or more specified approaches and to compare the ease or difficulty. In both cases, they are practicing specific techniques and reinforcing their understanding of them. Sometimes the problem is open-ended so that students have to make decisions about the methods to use, and then apply them.

Text Supplements

There are two packages of supplements. One is provided to instructors who adopt the book for use in their courses and is not available to students. It includes a solutions manual that contains full solutions of all the problems in the book. It also includes a set of transparencies of appropriate figures from the book. The figures are enlarged so that instructors can use them in the classroom.

The other package consists of a laboratory manual. In the book itself, although specific families of digital circuits are referred to from time to time (e.g., 74LS02), major stress is on design *principles*. The laboratory manual is intended to engage students in the *practice* of digital design, using the latest in currently available technology. We show how specific design projects from the manual can be incorporated at specific points in the book. Even though some students may be learning about digital design from other texts, they too can use this laboratory manual to gain experience with digital design practice. For additional information concerning the laboratory manual, please review the text web site (<http://www.wiley.com/college/elec/balabanian293512>).

SOFTWARE

We recommend the use of schematic entry and timing and functional simulation in the laboratory from the beginning (even with simple experiments or labs). The Xilinx WebPack software can be used, and is available for free from the Xilinx web site (<http://www.xilinx.com>). This software supports the most recent version of ABEL, so students will be familiar with the user interface by the time Chapter 8 is reached.

ACKNOWLEDGMENTS

We would like to acknowledge our indebtedness to several people who have contributed to the development of this book in many ways. The first author wants to thank specifically Dr. Vijay Pitchumani (now with Intel) and Dr. Dikran Meliksetian (now with IBM), both formerly at Syracuse University. At different times they were to be coauthors of this book, and they made important contributions to the development of the text.

Individuals who made invaluable comments and observations when evaluating the manuscript at different stages in its development include:

Yu Hen Hu, University of Wisconsin–Madison
 David R. Kaeli, Northeastern University
 Juanita DeLoach, University of Wisconsin–Milwaukee
 Mehmet Celenk, Ohio University
 James G. Harris, California Polytechnic State University, San Luis Obispo
 Sotirios G. Ziavras, New Jersey Institute of Technology
 James H. Aylor, University of Virginia
 Ward D. Getty, University of Michigan, Ann Arbor
 Alexandros Eleftheriadis, Columbia University in the City of New York
 Ike Evans, The University of Iowa and Evolutionary Heuristics
 Shahram Latifi, University of Nevada, Las Vegas
 Gregory B. Lush, University of Texas at El Paso

Finally, we want to thank Ko-Chi Kuo, who produced the solutions for the chapter-end problems and created the solutions manual.

Contents

Chapter 1. NUMBER REPRESENTATION, CODES, AND CODE CONVERSION 00

1. Systems: Digital And Analog 00
2. Hardware, Software, And Firmware 00
3. Number Systems 00
 - Binary And Other Number Systems 00
 - Base Conversions 00
 - Converting To The Decimal System 00
 - Converting From The Decimal System 00
 - From Octal Or Hexadecimal To Binary 00
 - Binary Arithmetic 00
 - Addition 00
 - Subtraction 00
 - Multiplication 00
 - Division 00
 - Complements: Two's And One's 00
 - Addition Of Binary Numbers 00
4. Codes and Code Conversion 00
 - Binary-Coded Decimals 00
 - Weighted Codes 00
 - Gray Code 00
 - Seven-Segment Code 00
 - Alphanumeric Codes 00
5. Error Detection And Correction 00
 - Error-Detecting Codes 00
 - Error-Correcting Codes 00
 - Hamming Codes 00
- Chapter Summary and Review 00
- Problems 00

Chapter 2. SWITCHING ALGEBRA AND LOGIC GATES 00

1. Boolean Algebra 00
 - Duality Principle 00

Short ____
Even ____

- Fundamental Theorems 00
- Switching Algebra 00
- 2. Switching Operations 00
 - The And Operation 00
 - And Truth Table 00
 - The Or Operation 00
 - The Not Operation 00
 - Commentary 00
- 3. Switching Expressions 00
 - Minterms, Maxterms, And Canonic Forms 00
 - Generalization of De Morgan's Laws 00
- 4. Switching Functions 00
 - Switching Operations On Switching Functions 00
 - Number Of Terms In Canonic Forms 00
 - Shannon's Expansion Theorem 00
 - Sum-Of-Products Form 00
 - Product-Of-Sums Form 00
- 5. Other Switching Operations 00
 - Exclusive-Or 00
 - Nand, Nor, And Xnor Operations 00
- 6. Universal operations 00
- 7. Logic Gates 00
 - Alternative Forms Of Nand And Nor Gates 00
 - Exclusive-Or Gates 00
 - Commentary 00
- 8. Some Practical Matters Regarding Gates 00
 - Positive, Negative, And Mixed Logic 00
 - Logic families 00
 - Ttl, Cmos 00
 - Input/Output Characteristics Of Logic Gates 00
 - Fan-Out And Fan-In 00
 - Buffers 00
 - Power Consumption 00
- 9. Integrated Circuits 00
 - Some Characteristics Of Ics 00
 - Design Economy 00
 - Application-Specific Noise Margin 00
 - Speed And Propagation Delay Ics 00
- 10. Wired Logic 00
 - Tri-State (High-Impedance) Logic Gates 00
 - Open-Controller And Open-Drain Logic Gates 00
- Chapter Summary and Review 00
- Problems 00

Chapter 3. REPRESENTATION OF LOGIC FUNCTIONS 00

1. Minterm And Maxterm Lists 00
 - Minterm Lists And Sum-Of-Products Form 00
 - Maxterm Lists And Sum-Of-Products Form 00
2. Logic Maps 00
 - Logical Adjacency And Geometrical Adjacency 00
 - Cubes Of Order K 00
3. Minimal Realizations Of Switching Functions 00
 - Irreducible And Minimal Expressions 00
 - Prime Implicants 00
 - Minimal Sum-Of-Products Expressions 00
 - Minimal Product-Of-Sums Expressions 00
 - Two-Level Implementations 00
 - And-Or Implementation 00
 - Nand Implementation 00
 - Or-And Implementation 00
4. Implementation Of Logic Expressions 00
 - Analysis 00
 - Features Of Gate Circuits 00
5. Timing Diagrams 00
6. Incompletely Specified Functions 00
 - Don't Cares 00
7. Comparators 00
 - 2-Bit Comparators 00
 - Generalization 00
 - 4-Bit Comparators 00
 - Comparators Of Even Number Of Bits 00
 - Comparators Of Odd Number Of Bits 00
8. Prime-Implicant Determination: Tabular Method 00
 - Representations Of Adjacent K-Cubes 00
 - Ranking By Index 00
 - Incompletely Specified Functions 00
 - Selection Of A Minimal Expression 00
 - Completely Specified Functions 00
 - Handling Don't Cares 00
9. Multiple-Output Circuits 00
- Chapter Summary and Review 00
- Problems 00

Chapter 4. COMBINATIONAL LOGIC DESIGN 00

1. Binary Adder 00
 - Full Adder 00

Short ____
Even ____

- Ripple-Carry Adder 00
- Carry-Lookahead Adder 00
- Binary Subtractor 00
 - Two's Complement Adder And Subtractor 00
 - One's Complement Adder And Subtractor 00
- 2. Multiplexers 00
 - Multiplexers As General-Purpose Logic Circuits 00
- 3. Decoders And Encoders 00
 - Demultiplexers 00
 - n-to2n-Line Decoder 00
 - Tree Decoder 00
 - Decoders As General-Purpose Logic Circuits: Code Conversion 00
- 4. Read-Only Memory - ROM 00
- 5. Other LSI Programmed Logic Devices 00
 - Programmed Logic Arrarys (PLA) 00
 - Programmed Array Logic (PAL) 00
- Chapter Summary and Review 00
- Problems 00

Chapter 5. SEQUENTIAL CIRCUIT COMPONENTS 00

- 1. Definitions And Basic Concepts 00
- 2. Flip-Flops 00
 - SR Latch 00
 - Timing Problems And Clocked SR Latches 00
 - JK Latch and Flip-Flop 00
 - Master-Slave Latch 00
 - A Possible Design 00
 - An Alternative Master-Slave Design 00
 - Edge-Triggering Parameters 00
 - Delay (D) Flip-Flops 00
 - Edge-Triggered D Flip-Flop 00
 - T Flip-Flop 00
 - Flip-Flop Excitation Requirements 00
- 2. Registers 00
 - Serial-Load Shift Registers 00
 - Parallel-Load Register 00
 - Parallel-To-Serial Conversion 00
 - Universal Registers 00
- Chapter Summary and Review 00
- Problems 00

Chapter 6. SYNCHRONOUS SEQUENTIAL MACHINES 00

1. Basic Concepts 00
 - State Diagram 00
 - State Table 00
 - Constructing a State Table from a State Diagram 00
 2. State Assignments 00
 - Analysis 00
 - Rules of Thumb for Assigning States 00
 3. General Design Procedure 00
 - Mealy Machine 00
 - Moore Machine 00
 4. State Equivalence And Machine Minimization 00
 - Distinguishability And Equivalence 00
 - Machine Minimization 00
 5. Machine With Finite-Memory Spans 00
 - Machines With Finite Input Memory 00
 - Machines With Finite Output Memory 00
 - Finite-Memory Machines 00
 6. Synchronous Counters 00
 - Single-Mode Counters 00
 - Unit-Distance Counters 00
 - Ring Counters 00
 - Hang-Up States 00
 - Multi-Mode Counters 00
 - Modulo-6 Up-Down Counter 00
 - Other Counters 00
 7. Algorithmic State Machines 00
 - Basic Principles 00
 - States And Clocks 00
 - Asm Symbols And Notation 00
 - Timing Considerations 00
 - Realizations Of Asms 00
 - Traditional Synthesis 00
 - Multiplexer-Controlled Approach 00
 - One-Hot Method 00
 - Rom-Based Method 00
 8. Asynchronous Inputs 00
 - Asynchronous Communication (Hand-shaking) 00
- Chapter Summary and Review 00
- Problems 00

Chapter 7. ASYNCHRONOUS SEQUENTIAL MACHINES 00

- 1. The Fundamental-Mode Model 00
- 2. The Flow Table 00
 - Primitive Flow Tables 00
 - Assigning Outputs to Unstable States 00
- 3. Reduction of Incompletely Specified Machines 00
 - The Merger Table 00
 - Compatibility 00
 - Construction Of Merger Table 00
 - Determination Of Minimal, Closed Covers 00
 - Transition Tables 00
- 4. Races And Cycles 00
 - Critical And Noncritical Races 00
 - Cycles And Oscillations 00
- 10. Hazards In Fundamental-Mode Circuits 00
 - Static Hazards 00
 - Dynamic Hazards 00
 - Essential Hazards 00
- Chapter Summary and Review 00
- Problems 00

Chapter 8. DESIGN USING HARDWARE DESCRIPTION LANGUAGES 00

- 1. The Hardware Description Language ABEL 00
 - Adder Specification In ABEL 00
 - Behavioral vs Operational Description 00
 - Sequential-Circuit Specification in ABEL 00
 - Don't-Care Condition In ABEL 00
 - Hierarchical Specifications In ABEL 00
- 2. Programmable Logic Devices (PLD) 00
 - Complex Programmable Logic Devices (CPLD) 00
 - Field-Programmable Gate Arrays (FPGA) 00
- 3. The Design Flow For HDL Specifications 00
 - Synthesis and Technology-Mapping of ABEL Specifications 00
 - Simulation Of ABEL Specifications 00
- Chapter Summary and Review 00
- Problems 00

Chapter 9. COMPUTER ORGANIZATION 00

1. Control and Datapath Units of a Processor 00
 - Datapath Unit 00
 - Control Unit 00
 - Serial Multiplier Example 00
 2. Basic Stored-Program Computer 00
 - Central Processing Unit (CPU) 00
 - Simple Datapath 00
 - Controlling the Simple Datapath 00
 3. Control Unit Implementations 00
 - Hard-Wired Control Unit 00
 - Memory and I/O Interface 00
 - Microprogrammed Control Unit 00
 4. Contemporary Microprocessor Architectures 00
 - Instruction Pipelining 00
 - Parallel Hardware Units 00
 - Memory Hierarchy 00
 - Complex Instruction-Set Computer (CISC) 00
 - Reduced Instruction-Set Computer (RISC) 00
 5. Microcontroller Architectures 00
- Chapter Summary and Review 00
- Problems 00

APPENDIX 00

MOSFETS and Bipolar Junction Transistors 00

INDEX 00