Advances in Embedded and Fan-Out Wafer Level Packaging Technologies
Beth Keser (Editor), Steffen Kroehnert (Editor)

E-Book
978-1-119-31398-4
February 2019
$116.99

Hardcover
978-1-119-31413-4
February 2019
$145.00

O-Book
978-1-119-31399-1
April 2019
Available on Wiley Online Library

DESCRIPTION

Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges

Embedded and fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 years and have been in high volume manufacturing for nearly a decade. This book covers the advances that have been made in this new packaging technology and discusses the many benefits it provides to the electronic packaging industry and supply chain. It provides a compact overview of the major types of technologies offered in this field, on what is available, how it is processed, what is driving its development, and the pros and cons.

Filled with contributions from some of the field's leading experts, Advances in Embedded and Fan-Out Wafer Level Packaging Technologies begins with a look at the history of the technology. It then goes on to examine the biggest technology and marketing trends. Other sections are dedicated to chip-first FO-WLP, chip-last FO-WLP, embedded die packaging, materials challenges, equipment challenges, and resulting technology fusions.

• Discusses specific company standards and their development results

• Content relates to practice as well as to contemporary and future challenges in electronics system integration and packaging
Advances in Embedded and Fan-Out Wafer Level Packaging Technologies will appeal to microelectronic packaging engineers, managers, and decision makers working in OEMs, IDMs, IFMs, OSATs, silicon foundries, materials suppliers, equipment suppliers, and CAD tool suppliers. It is also an excellent book for professors and graduate students working in microelectronic packaging research.

ABOUT THE AUTHOR

Beth Keser, Ph.D., is a recognized global leader in the semiconductor industry with over 20 years’ experience resulting in 28 patents and patents pending and over 40 publications. She is an IEEE Senior Member whose volunteer activities and professional society responsibilities include: IEEE EPS’ VP of Education, 2015 ECTC General Chair, and more.

Steffen Kröhnert, M.S.C., is Senior Director of Technology Development at Amkor Technology Holding B.V., Germany. He has more than 20 years’ experience in the semiconductor industry. Steffen is author and co-author of 23 patent filings in the area of Semiconductor Packaging Technology, and an active member of IEEE EPS, IMAPS, SMTA, VDI, VDE and GPM.

SERIES

Wiley - IEEE

To purchase this product, please visit https://www.wiley.com/en-us/9781119314134